1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
|
#include "rt3050.dtsi"
#include <dt-bindings/gpio/gpio.h>
/ {
compatible = "planex,mzk-wdpr", "ralink,rt3052-soc";
model = "Planex MZK-WDPR";
chosen {
bootargs = "console=ttyS0,115200";
};
flash@1f000000 {
compatible = "cfi-flash";
reg = <0x1f000000 0x800000>;
bank-width = <2>;
device-width = <2>;
partitions {
compatible = "fixed-partitions";
#address-cells = <1>;
#size-cells = <1>;
partition@0 {
label = "u-boot";
reg = <0x0 0x30000>;
read-only;
};
partition@30000 {
label = "u-boot-env";
reg = <0x30000 0x10000>;
read-only;
};
partition@40000 {
label = "factory";
reg = <0x40000 0x10000>;
read-only;
nvmem-layout {
compatible = "fixed-layout";
#address-cells = <1>;
#size-cells = <1>;
eeprom_factory_0: eeprom@0 {
reg = <0x0 0x200>;
};
macaddr_factory_28: macaddr@28 {
reg = <0x28 0x6>;
};
};
};
partition@7f0000 {
label = "Data3G";
reg = <0x7f0000 0x10000>;
read-only;
};
partition@50000 {
compatible = "denx,uimage";
label = "firmware";
reg = <0x50000 0x680000>;
};
};
};
gpio-export {
compatible = "gpio-export";
lcd_ctrl1 {
gpio-export,name = "lcd_ctrl1";
gpio-export,output = <0>;
gpios = <&gpio0 1 GPIO_ACTIVE_HIGH>;
};
};
};
&state_default {
gpio {
groups = "spi", "i2c", "jtag", "rgmii", "mdio", "uartf";
function = "gpio";
};
};
ðernet {
nvmem-cells = <&macaddr_factory_28>;
nvmem-cell-names = "mac-address";
};
&esw {
mediatek,portmap = <0x2f>;
};
&wmac {
nvmem-cells = <&eeprom_factory_0>;
nvmem-cell-names = "eeprom";
};
&otg {
status = "okay";
};
|