blob: 9a4112cb7cb4472c8e67dd2edc844721931176da (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
|
/////////////////////////////////////////////////////////////////////////////////
// Copyright (c) Electronic Arts Inc. All rights reserved.
/////////////////////////////////////////////////////////////////////////////////
#ifndef EASTL_ATOMIC_INTERNAL_ARCH_STORE_H
#define EASTL_ATOMIC_INTERNAL_ARCH_STORE_H
#if defined(EA_PRAGMA_ONCE_SUPPORTED)
#pragma once
#endif
/////////////////////////////////////////////////////////////////////////////////
//
// void EASTL_ARCH_ATOMIC_STORE_*_N(type, type * ptr, type val)
//
#if defined(EASTL_ARCH_ATOMIC_STORE_RELAXED_8)
#define EASTL_ARCH_ATOMIC_STORE_RELAXED_8_AVAILABLE 1
#else
#define EASTL_ARCH_ATOMIC_STORE_RELAXED_8_AVAILABLE 0
#endif
#if defined(EASTL_ARCH_ATOMIC_STORE_RELEASE_8)
#define EASTL_ARCH_ATOMIC_STORE_RELEASE_8_AVAILABLE 1
#else
#define EASTL_ARCH_ATOMIC_STORE_RELEASE_8_AVAILABLE 0
#endif
#if defined(EASTL_ARCH_ATOMIC_STORE_SEQ_CST_8)
#define EASTL_ARCH_ATOMIC_STORE_SEQ_CST_8_AVAILABLE 1
#else
#define EASTL_ARCH_ATOMIC_STORE_SEQ_CST_8_AVAILABLE 0
#endif
#if defined(EASTL_ARCH_ATOMIC_STORE_RELAXED_16)
#define EASTL_ARCH_ATOMIC_STORE_RELAXED_16_AVAILABLE 1
#else
#define EASTL_ARCH_ATOMIC_STORE_RELAXED_16_AVAILABLE 0
#endif
#if defined(EASTL_ARCH_ATOMIC_STORE_RELEASE_16)
#define EASTL_ARCH_ATOMIC_STORE_RELEASE_16_AVAILABLE 1
#else
#define EASTL_ARCH_ATOMIC_STORE_RELEASE_16_AVAILABLE 0
#endif
#if defined(EASTL_ARCH_ATOMIC_STORE_SEQ_CST_16)
#define EASTL_ARCH_ATOMIC_STORE_SEQ_CST_16_AVAILABLE 1
#else
#define EASTL_ARCH_ATOMIC_STORE_SEQ_CST_16_AVAILABLE 0
#endif
#if defined(EASTL_ARCH_ATOMIC_STORE_RELAXED_32)
#define EASTL_ARCH_ATOMIC_STORE_RELAXED_32_AVAILABLE 1
#else
#define EASTL_ARCH_ATOMIC_STORE_RELAXED_32_AVAILABLE 0
#endif
#if defined(EASTL_ARCH_ATOMIC_STORE_RELEASE_32)
#define EASTL_ARCH_ATOMIC_STORE_RELEASE_32_AVAILABLE 1
#else
#define EASTL_ARCH_ATOMIC_STORE_RELEASE_32_AVAILABLE 0
#endif
#if defined(EASTL_ARCH_ATOMIC_STORE_SEQ_CST_32)
#define EASTL_ARCH_ATOMIC_STORE_SEQ_CST_32_AVAILABLE 1
#else
#define EASTL_ARCH_ATOMIC_STORE_SEQ_CST_32_AVAILABLE 0
#endif
#if defined(EASTL_ARCH_ATOMIC_STORE_RELAXED_64)
#define EASTL_ARCH_ATOMIC_STORE_RELAXED_64_AVAILABLE 1
#else
#define EASTL_ARCH_ATOMIC_STORE_RELAXED_64_AVAILABLE 0
#endif
#if defined(EASTL_ARCH_ATOMIC_STORE_RELEASE_64)
#define EASTL_ARCH_ATOMIC_STORE_RELEASE_64_AVAILABLE 1
#else
#define EASTL_ARCH_ATOMIC_STORE_RELEASE_64_AVAILABLE 0
#endif
#if defined(EASTL_ARCH_ATOMIC_STORE_SEQ_CST_64)
#define EASTL_ARCH_ATOMIC_STORE_SEQ_CST_64_AVAILABLE 1
#else
#define EASTL_ARCH_ATOMIC_STORE_SEQ_CST_64_AVAILABLE 0
#endif
#if defined(EASTL_ARCH_ATOMIC_STORE_RELAXED_128)
#define EASTL_ARCH_ATOMIC_STORE_RELAXED_128_AVAILABLE 1
#else
#define EASTL_ARCH_ATOMIC_STORE_RELAXED_128_AVAILABLE 0
#endif
#if defined(EASTL_ARCH_ATOMIC_STORE_RELEASE_128)
#define EASTL_ARCH_ATOMIC_STORE_RELEASE_128_AVAILABLE 1
#else
#define EASTL_ARCH_ATOMIC_STORE_RELEASE_128_AVAILABLE 0
#endif
#if defined(EASTL_ARCH_ATOMIC_STORE_SEQ_CST_128)
#define EASTL_ARCH_ATOMIC_STORE_SEQ_CST_128_AVAILABLE 1
#else
#define EASTL_ARCH_ATOMIC_STORE_SEQ_CST_128_AVAILABLE 0
#endif
#endif /* EASTL_ATOMIC_INTERNAL_ARCH_STORE_H */
|